Compartir
minimizing and exploiting leakage in vlsi design (en Inglés)
Jayakumar,Paul,Garg,Gulati,Khatri (Autor)
·
springer publishing map
· Libro Físico
minimizing and exploiting leakage in vlsi design (en Inglés) - jayakumar,paul,garg,gulati,khatri
S/ 751,32
S/ 1.502,63
Ahorras: S/ 751,32
Elige la lista en la que quieres agregar tu producto o crea una nueva lista
✓ Producto agregado correctamente a la lista de deseos.
Ir a Mis Listas
Origen: Estados Unidos
(Costos de importación incluídos en el precio)
Se enviará desde nuestra bodega entre el
Jueves 13 de Junio y el
Jueves 27 de Junio.
Lo recibirás en cualquier lugar de Perú entre 2 y 5 días hábiles luego del envío.
Reseña del libro "minimizing and exploiting leakage in vlsi design (en Inglés)"
power consumption of vlsi (very large scale integrated) circuits has been growing at an alarmingly rapid rate. this increase in power consumption, coupled with the increasing demand for portable/hand-held electronics, has made power consumption a dominant concern in the design of vlsi circuits today. traditionally, dynamic (switching) power has dominated the total power consumption of an ic. however, due to current scaling trends, leakage power has now become a major component of the total power consumption in vlsi circuits. leakage power reduction is especially important in portable/hand-held electronics such as cell-phones and pdas. this book presents two techniques aimed at reducing leakage power in digital vlsi ics. the first technique reduces leakage through the selective use of high threshold voltage sleep transistors. the second technique reduces leakage by applying the optimal reverse body bias (rbb) voltage. this book also shows readers how to turn the leakage problem into an opportunity, through the use of sub-threshold logic.
